Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input
Project description
PeakRDL-regblock
Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
Documentation
See the PeakRDL-regblock Documentation for more details
Release history Release notifications | RSS feed
Download files
Download the file for your platform. If you're not sure which to choose, learn more about installing packages.
Source Distribution
peakrdl-regblock-0.1.0a1.tar.gz
(23.5 kB
view details)
File details
Details for the file peakrdl-regblock-0.1.0a1.tar.gz.
File metadata
- Download URL: peakrdl-regblock-0.1.0a1.tar.gz
- Upload date:
- Size: 23.5 kB
- Tags: Source
- Uploaded using Trusted Publishing? No
- Uploaded via: twine/3.2.0 pkginfo/1.5.0.1 requests/2.22.0 setuptools/58.0.4 requests-toolbelt/0.9.1 tqdm/4.49.0 CPython/3.8.10
File hashes
| Algorithm | Hash digest | |
|---|---|---|
| SHA256 |
3c100e3067fdbaafb2a18cbda75abeada5b1dda23b66a6c83d6a0e0687e8a101
|
|
| MD5 |
32b4fd22d5a8c82ebfd296fb1c1dba32
|
|
| BLAKE2b-256 |
35d3531f8eb024ec04d2d949208bb2e9001c4cd2d13ac80dd933e5b9fcbed8bb
|
